Close window
Share
Email
*
Required Field
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
support
|
search
Home
Products & Solutions
Pulsic Planning Solution™
Unity Chip Planner
Unity Bus Planner
Unity Signal Planner
Unity Power Planner
Unity Analog Router
Technology
Unity
UniPlan - Floorplanner
UniEdit - Editor
UniPlace - Placement
Advanced Placement
UniRoute - Router
Spine Routing
Global Routing
Structured Routing
Unity - ECO
Unity - Signal Integrity
Whitepapers & Datasheets
Design Close Ups
Markets
Custom Design Automation
Memory
Flash Memory
DRAM/SRAM Memory
Mixed Signal
Advanced Analog
Analog
Imaging
Company
About Us
Management
Investors
Employment
Legal
Customers
Customers
EDA Interoperability
Pulsic Constraints Recommendation
Industry Membership
Alliances
News
Events
Latest Press Release
Press Release Archive
Selected Press Coverage
Contact Us
Global Offices
Request Information
Search Results
Home
>
Search Results
Home
Products & Solutions
Technology
Markets
Company
Customers
News
Contact Us
Search Results
No posts found. Try a different search?
Search for:
Press Release Archive
June 02, 2011
Pulsic to Introduce Integrated, Full-chip Planning and Top-level Routing Solution for Custom IC Design at DAC 2011
March 22, 2011
Pulsic's UniRoute Selected by STARC for STARCAD-AMS Analog/Mixed Signal Reference Flow
May 13, 2010
Pulsic to help drive greater custom design tool interoperability
Pres Coverage Archive
December 19, 2011
Chip Design Magazine
All I Want for Christmas Is a Capable Top Level Router
December 12, 2011
SemiWiki.com
Driving in the Bus lane
September 20, 2011
SemiWiki.com
The Requirements of Today’s Custom Signal Planning Methodologies
February 02, 2011
EE Times
Automatic shape-based routing to achieve parasitic constraint closure in custom design
January 25, 2011
DAC Knowledge Center
The Next Roadblock to Custom Design Productivity: Design Constraints
Source: http://pulsic.com/search/sessearch.php