Pulsic’s Custom Design Automation Lunch and Learn Physical Design Seminar
We’re the only EDA vendor that has a completely integrated physical design suite for layout of hierarchical custom digital, memory and mixed signal designs.
- Do you want more automation in your custom flow but don’t know how to get it without rewriting everything?
- Are you trying to route at 45nm (and below) with a router that doesn’t understand new process rules?
- Would you like to use something other than Virtuoso for floorplanning but don’t have budget?
- Would you like to use one set of tools for analog AND digital routing instead of having to go back and forth between two tools?
If you answered yes to any of the above then this free seminar is for you, even if you don’t have 2009 budget left!
When: Wednesday May 6, 2009, starts at 9:30am followed by a hot buffet lunch at noon
Where: Fairfield Inn and Suites, 1755 North First Street, San Jose, CA 95112, (408) 453-3133, Link: , Phone Line: (408) 453-3133, Ext. 418, Fax Line: (408) 452-1849
Registration: please complete the form below:
But we realize that you may not be able to attend because of the location. So, we would like to invite you to tell us if you would like to attend a FREE seminar in your area.
Alternatively, if you would like to see your own exclusive web demonstration, or you would like an on-site demonstration, please indicate on the form below:
Who should attend
- Any design or layout engineer who wants to introduce more automation in their custom flow – this would include those working on custom, memory, mixed signal, microprocessor, imaging, LCD, or other non–ASIC designs
- Any layout or mask engineer routing (parts of) designs by hand
- Users of other floorplanning, placement or routing products who need a more flexible, feature rich and higher performance physical design point tool of flow
- Users of other routing products who want to see and learn about new features and functionality at the leading edge of routing techniques
- Anyone who has grown dissatisfied with their current place and route tools
Unity product line includes:
- Unity physical design flow and its integration with other flows and data, including CDBA/dfii, LEF/DEF, Verilog, Open Access etc.
- UniPlan and UniPlace – the only integrated hierarchical floorplanning capability that is compatible with all of the major vendors’ physical design flows
- UniRoute and UniEdit – the most powerful shape based interactive and automatic routing tool on the market
- Spine and Stitch Routing – the memory router used by all of the leading Flash, DRAM, Imaging and LCD players
- An extensive set of integrated Signal Integrity tools for crosstalk, antenna damage and circuit stability
- Fully incremental ECO placement and routing
- Floorplanning and Global Routing for chip assembly
- Automatic Bus and automatic power routing
Agenda
| 9:00am | Arrival - Coffee and Pastries |
| 9:30am | Welcome and Introduction |
| 9:35am | Introduction to the Unity Physical Design Flow |
| 9:50am | Routing of Custom Designs, including specialized routing for top level routing, memory designs, and AMS |
| 10:45am | Hierarchical 'top down' Floorplanning of custom designs |
| 11:45am | Incremental ECO flows with custom designs |
| 12:00pm | Buffet Lunch |
| Pulsic personnel will be available for one to one Q&A. Pulsic’s VP of R&D will be in attendance, so if you would like a confidential one on one meeting after the event to discuss your design challenges please indicate this when you register for this event |
If you know of any colleagues who would be interested in attending this seminar, please feel free to forward this link (http://www.pulsic.com/newsletters/lunch_and_learn_2.php) to them.
If you have any questions about this event or future Lunch and Learn seminars, or to arrange an on–site demo at your facility, call us at (408) 969–0316, or email us at seminars@pulsic.com
We look forward to seeing you on May 6th.
Dave Noble
Vice President, Operations
Pulsic Inc.,
3333 Bowers Ave, Suite 232
Santa Clara CA 95054
Tel: (408) 969–0316
Cell: (602) 758–6508
![[Japan]](images/flag.jpg)
